rods»view/89

Status Summary for ROD ID 89

<<Prev | Next>>

Test NameStatusNotesModified
Board Status 1 20-03-2008
fuses 1
20-03-2008
U31 1
20-03-2008
U32 1
20-03-2008
U33 1
20-03-2008
U34 1
20-03-2008
U35 1
20-03-2008
U81 1
20-03-2008
U82 1
20-03-2008
I5V_initial 1
20-03-2008
I3V initial 1
20-03-2008
proms load 1
20-03-2008
I5V proms 1
20-03-2008
I3V proms 1
20-03-2008
V4T temp 1
20-03-2008
V4B temp 1
20-03-2008
connectivity 1
20-03-2008
loop data 1
100k itterations in 100 blocks of 1000; first 100 logs are for top, 2nd 100 are for bottom
20-03-2008
slink 1
Top and Bottom Pass sometimes but other times fail with the error that there are no words in the buffer. Seems to pass and fail intermitently. This was a firmware issue, probably due to failure to meet timing constraints in V2 and V4, both top and bottom now pass.
20-03-2008
dram 1
20-03-2008
nse communication 1
20-03-2008
sram
20-03-2008
optical loop 1
20-03-2008
patch panel 1
20-03-2008
qpll lock 1
20-03-2008
ttc connectivity 1
20-03-2008
test fifo 1
20-03-2008
ddr reset
20-03-2008
assembly 1
20-03-2008